CLAIMS

1	1. A semiconductor structure comprising:
2	a substrate;
3	a lattice-mismatched first layer deposited on said substrate and annealed at a temperature
4	greater than 100°C above the deposition temperature; and
5	a second layer deposited on said first layer with a greater lattice mismatch to said
6.	substrate than said first layer.
1	2. The semiconductor structure of claim 1, wherein said substrate comprises Si and said
2	first and second layers comprise $Si_{1-x}Ge_x$.
1	3. The semiconductor structure of claim 1, wherein said substrate has a surface layer
2	comprising Si and said first and second layers comprise Si _{1-x} Ge _x .
1	4. The semiconductor structure of claim 1, wherein said substrate comprises GaAs and
2	said first and second layers comprise In _y Ga _{1-y} As.
1	5. The semiconductor structure of claim 1, wherein said substrate has a surface layer
2	comprising GaAs and said first and second layers comprise In _y Ga _{1-y} As.
1	6. The semiconductor structure of claim 1, wherein said substrate comprises GaP and
2	said first and second layers comprise In _z Ga _{1-z} P.

POZETEDE DITECT

the anneal temperature is approximately 1050°C.

3

- 14. The semiconductor structure of claim 2, wherein said first and second layers differ in 2 Ge concentration by approximately 1.5%, the growth temperature is approximately 750°C, and 3 the anneal temperature is approximately 1050°C, and the anneal time is greater than 0.1 seconds.
 - 15. The semiconductor structure of claim 1, wherein said lattice-mismatched semiconductor layer is deposited by chemical vapor deposition.
 - 16. A semiconductor graded composition layer structure on a semiconductor substrate comprising:
 - a semiconductor substrate;
 - a first semiconductor layer having a series of lattice-mismatched semiconductor layers deposited on said substrate and annealed at a temperature greater than 100°C above the deposition temperature;
 - a second semiconductor layer deposited on said first semiconductor layer with a greater lattice mismatch to said substrate than said first semiconductor layer, and annealed at a temperature greater than 100°C above the deposition temperature of said second semiconductor layer.
- Sub 1

1

2

1

2

い。 に は な ち

□6

≓.7

□ 8

10

- 17. The structure of claim 16, wherein said substrate comprises Si and said first and second layers comprise SiGe.
 - 18. The structure of claim 16, wherein said substrate has a surface layer comprising Si

IT ļ

Ũ

2

1

25. The structure of claim 17, wherein said first and second layers are deposited at a

differ in Ge concentration by approximately 1.5% Ge.

growth temperature of less than 850°C.

semiconductor layer is deposited by chemical vapor deposition.

0.1 seconds.

2

750°C, and the anneal temperature is approximately 1050°C, and the anneal time is greater than

30. The semiconductor structure of claim 16, wherein said lattice-mismatched